Multi-Phase PWM Controller for CPU Core Power Supply

General Description

The RT9244 is a multi-phase buck DC/DC controller integrated with all control functions for GHz CPU VRM. The RT9244 controls 2, 3 or 4 buck switching stages operating in interleaved phase set automatically. The multiphase architecture provides high output current while maintaining low power dissipation on power devices and low stress on input and output capacitors. The high equivalent operating frequency also reduces the component dimension and the output voltage ripple in load transient.

RT9244 controls both voltage and current loops to achieve good regulation, response & power stage thermal balance. Precise current loop using $R_{DS(ON)}$ as sense component builds precise load line for strict VRM DC & transient specification and also ensures thermal balance of different power stages. The settings of current sense, droop tuning, V_{CORE} initial offset and over current protection are independent to compensation circuit of voltage loop. The feature greatly facilitates the flexibility of CPU power supply design and tuning.

The DAC output of RT9244 supports K8 CPU by 5-bit VID input, precise initial value & smooth V_{CORE} transient at VID jump. The IC monitors the V_{CORE} voltage for PGOOD and over-voltage protection. Soft-start, over-current protection and programmable under-voltage lockout are also provided to assure the safety of microprocessor and power system.

Ordering Information

RT9244 🗖 📮

—Package Type S : SOP-32

Operating Temperature Range

C : Commercial Standard

P : Pb Free with Commercial Standard

Note :

RichTek Pb-free products are :

- -RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- -Suitable for use in SnPb or Pb-free soldering processes.
- -100%matte tin (Sn) plating.


Features

- Multi-Phase Power Conversion with Automatic Phase Selection
- K8 DAC Output with Active Droop Compens-ation for Fast Load Transient
- Smooth V_{CORE} Transition at VID Jump
- Power Stage Thermal Balance by R_{DS(ON)} Current Sense
- Hiccup Mode Over-Current Protection
- Programmable Switching Frequency (50kHz to 400kHz per Phase), Under-Voltage Lockout and Soft-Start
- High Ripple Frequency Times Channel Number
- RoHS Compliant and 100% Lead (Pb)-Free

Applications


- AMD[®] Athlon[™] 64 and Opteron[™] Processors Voltage Regulator
- Low Output Voltage, High Current DC-DC Converters
- Voltage Regulator Modules

Pin Configurations



SOP-32

Typical Application Circuit



Functional Pin Description

SS (Pin 1)

Connect this SS pin to GND with a capacitor to set the start time interval. Pull this pin below 1V (ramp valley of sawtooth wave in pulse width modulator) to shutdown the converter output.

OVP (Pin 2)

Over voltage trip output.

VID4 (Pin 3), VID3 (Pin 4), VID2 (Pin 5), VID1 (Pin 6), VID0 (Pin 7)

DAC voltage identification inputs for K8. These pins are internally pulled to 2.4V if left open.

VOSS (Pin 8)

 $\rm V_{\rm CORE}$ initial value offset. Connect this pin to GND with a resistor to set the offset value.

COMP (Pin 9)

Output of the error amplifier and input of the PWM comparator.

FB (Pin 10)

Inverting input of the internal error amplifier.

ADJ (Pin 11)

Current sense output for active droop adjust. Connect a resistor from this pin to GND to set the load droop.

VDIF (Pin 12)

 V_{CORE} differential sense output.

VSEN (Pin 13)

 V_{CORE} differential sense positive input.

SGND (Pin 14)

V_{CORE} differential sense negative input.

ISN1 (Pin 18), ISN2 (Pin 17), ISN3 (Pin 16) & ISN4 (Pin 15)

 $R_{DS(ON)}\,current\,sense$ inputs from each individual converter channel sense component's GND node.

SS2 (Pin 19)

DAC O/P ramping speed control for K8. Connect this pin

DS9244-03 March 2005

to GND with a capacitor to set the rising/falling time at VID jump.

VCC (Pin 20)

IC power supply. Connect this pin to a 5V supply.

GND (Pin 21)

Ground for the IC.

PWM1 (Pin 26), PWM2 (Pin 25), PWM3 (Pin 21) & PWM4 (Pin 29)

PWM outputs for each driven channel. Connect these pins to the PWM input of the MOSFET driver. For systems which use 3 channels, connect PWM4 high. Two channel systems connect PWM3 and PWM4 high.

ISP1 (Pin 27), ISP2 (Pin 23), ISP3 (Pin 22) & ISP4 (Pin 28)


 $R_{DS(ON)}$ current sense inputs for each individual converter channel. Tie this pin to the component's sense node.

PGOOD (Pin 30)

Power good open-drain output.

RT (Pin 31)

Switching frequency setting. Connect this pin to GND with a resistor to set the frequency.



DVD (Pin 32)

Programmable power UVLO detection input. Trip threshold = 2.0V at V_{DVD} rising.

Function Block Diagram




Table '	1.	Output	Voltage	Program
---------	----	--------	---------	---------

VID4 VID3 VID2 VID1 VID0 Nominal Output Voltage DACOUT 0 0 0 0 0 1.550 0 0 0 1 1.525 0 0 0 1 1.525 0 0 1 0 1.500 0 0 1 0 1.500 0 0 1 0 1.500 0 0 1 0 1.450 0 0 1 1 1.425 0 0 1 1 1.425 0 1 0 1.400 1.400 0 1 1 1 1.325 0 1 0 1 1.200 0 1 1 1 1.225 0 1 1 1 1.125 0 1 1 1 1.125 1 0 0 <		r			Voltage Flog	
0 0 0 1 1.525 0 0 0 1 0 1.500 0 0 0 1 1 1.450 0 0 1 0 1.450 0 0 1 0 1.450 0 0 1 0 1.450 0 0 1 1 1.425 0 0 1 1 1.425 0 0 1 1.40 1.400 0 1 1 1.425 1.400 0 1 0 0 1.350 0 1 0 1 1.200 0 1 0 1 1.225 0 1 1 0 1.200 0 1 1 1 1.175 1 0 0 1 1.125 1 0 0 1 1.100	VID4	VID3	VID2	VID1	VID0	Nominal Output Voltage DACOUT
0 0 0 1 0 1.500 0 0 1 1 1.475 0 0 1 0 1.450 0 0 1 0 1.450 0 0 1 0 1.425 0 0 1 1 1.425 0 0 1 1 1.400 0 0 1 1.350 1.350 0 1 0 0 1.350 0 1 0 1 1.325 0 1 0 1 1.200 0 1 0 1 1.250 0 1 1 0 1.250 0 1 1 1 1.175 1 0 0 0 1.150 1 0 0 1 1.125 1 0 0 1 1.005	0	0	0	0	0	1.550
0 0 1 1 1.475 0 0 1 0 0 1.450 0 0 1 0 1 1.425 0 0 1 1 0 1.400 0 0 1 1 0 1.425 0 0 1 1 0 1.400 0 0 1 1 1.375 0 1 0 0 1.350 0 1 0 1 1.325 0 1 0 1 1.200 0 1 0 1 1.225 0 1 1 0 1.200 0 1 1 1 1.175 1 0 0 0 1.125 1 0 0 1 1.125 1 0 1 0 1.005 1 0 1<	0	0	0	0	1	1.525
0 0 1 0 0 1.450 0 0 1 0 1 1.425 0 0 1 1 0 1.400 0 0 1 1 0 1.400 0 0 1 1 1.375 0 1 0 0 1 1.350 0 1 0 0 1 1.325 0 1 0 1 1.200 1 0 1 0 1 1.225 1 0 1 1 0 1.225 1 1.200 0 1 1 1 1 1.225 1 1.200 0 1 1 1 1 1.175 1 1.200 0 1 1 1 1 1.175 1 1.160 1.160 1 0 0 1 1.125	0	0	0	1	0	1.500
0 0 1 0 1 1.425 0 0 1 1 0 1.400 0 0 1 1 1 1.375 0 1 0 0 0 1.350 0 1 0 0 1 1.325 0 1 0 1 0 1.200 0 1 0 1 1.225 0 1 1 0 1.225 0 1 1 0 1.225 0 1 1 1 1.100 1 1 1 1 1.175 1 0 0 0 1.150 1 0 0 1 1.125 1 0 0 1 1.125 1 0 1 0 1.0050 1 0 1 1 1.025 1 0	0	0	0	1	1	1.475
0 0 1 1 0 1.400 0 0 1 1 1 1.375 0 1 0 0 0 1.350 0 1 0 0 1 1.350 0 1 0 1 1.325 0 1 0 1 1.200 0 1 0 1 1.200 0 1 0 1 1.225 0 1 1 0 1.225 0 1 1 1 1.225 0 1 1 1 1.175 1 0 0 0 1.100 1 1 1 1 1.175 1 0 0 1 1.125 1 0 1 0 1.100 1 0 1 1 1.025 1 0 1 1<	0	0	1	0	0	1.450
0 0 1 1 1 1.375 0 1 0 0 0 1.350 0 1 0 0 1 1.325 0 1 0 1 0 1.325 0 1 0 1 0 1.200 0 1 0 1 1.200 1.200 0 1 1 0 1.250 1.250 0 1 1 0 1.225 1.200 0 1 1 1 1.200 1.200 0 1 1 1 1.175 1.200 0 1 1 1 1.175 1.200 1.150 1 0 0 0 1 1.150 1.150 1 0 0 1 1.100 1.100 1.100 1 0 1 0 1 0.050 1.050 <t< td=""><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1.425</td></t<>	0	0	1	0	1	1.425
0 1 0 0 1.350 0 1 0 1 1.325 0 1 0 1 0 1.200 0 1 0 1 1 1.200 0 1 0 1 1 1.200 0 1 1 0 1.250 0 1 1 0 1.250 0 1 1 0 1.250 0 1 1 1 1.225 0 1 1 1 1.175 1 0 0 0 1.100 1 0 0 1 1.125 1 0 0 1 1.100 1 0 1 0 1.050 1 0 1 0 1.000 1 0 1 1 0.975 1 0 1 0 0.	0	0	1	1	0	1.400
0 1 0 0 1 1.325 0 1 0 1 0 1.200 0 1 0 1 1 1.200 0 1 0 1 1 1.200 0 1 1 0 0 1.250 0 1 1 0 1 1.250 0 1 1 0 1 1.250 0 1 1 1 1 1.250 0 1 1 1 1.175 1 0 0 0 1.100 1.250 1 0 0 0 1.150 1.100 1 0 0 1 1.100 1.100 1 0 0 1 1.0050 1.050 1 0 1 0 1 0.000 1.050 1 0 1 1 0	0	0	1	1	1	1.375
0 1 0 1 0 1.200 0 1 0 1 1 1.275 0 1 1 0 0 1.250 0 1 1 0 1 1.250 0 1 1 0 1 1.250 0 1 1 0 1 1.250 0 1 1 0 1.200 1.200 0 1 1 1 1 1.251 1 0 0 0 1.100 1.200 1 0 0 0 1 1.175 1 0 0 1 1.100 1.100 1 0 0 1 1.100 1.100 1 0 1 0 1 1.025 1 0 1 1 0 1.000 1 1 0 1 0.925	0	1	0	0	0	1.350
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0	1	0	0	1	1.325
0 1 1 0 0 1.250 0 1 1 0 1 1.225 0 1 1 1 0 1.200 0 1 1 1 0 1.200 0 1 1 1 0 1.200 0 1 1 1 1 1.200 0 1 1 1 1.175 1 0 0 0 1.150 1 0 0 1 1.125 1 0 0 1 1.100 1 0 1 0 1.100 1 0 1 1 1.075 1 0 1 0 1.050 1 0 1 1 0.975 1 1 0 0 0.9350 1 1 0 1 0.925 1 0	0	1	0	1	0	1.200
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0	1	0	1	1	1.275
0 1 1 1 0 1.200 0 1 1 1 1 1.175 1 0 0 0 0 1.175 1 0 0 0 1 1.175 1 0 0 0 1 1.150 1 0 0 1 1.125 1 1 0 0 1 1.125 1 1 0 0 1 1 1.100 1 0 1 0 1.100 1.000 1 0 1 0 1 1.025 1 0 1 1 0 1.000 1 0 1 1 0.975 1 1 0 1 1 0.925 1 1 1 0 1 0.925 1 1 1 0 0 0.850	0	1	1	0	0	1.250
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0	1	1	0	1	1.225
1 0 0 0 0 1.150 1 0 0 0 1 1.125 1 0 0 1 0 1.100 1 0 0 1 0 1.100 1 0 0 1 1 1.075 1 0 1 0 1 1.075 1 0 1 0 1.050 1 1 0 1 0 1.050 1 1 0 1 0 1.0050 1 1 0 1 0 1.000 1.000 1 0 1 1 0.975 1 1 0 0 0 0.950 1 1 1 0 1 0.925 1 1 1 0 1 0.875 1 1 1 0 1 0.825 1	0	1	1	1	0	1.200
1 0 0 0 1 1.125 1 0 0 1 0 1.100 1 0 0 1 1 1.100 1 0 0 1 1 1.075 1 0 1 0 0 1.050 1 0 1 0 1 1.025 1 0 1 1 0.00 1.000 1 0 1 1 0.975 1 1 0 1 1 0.975 1 1 1 0 0 0 0.950 1 1 0 1 0.925 1 1 0 1 0 0.875 1 1 1 0 1 0.825 1 1 1 1 0 0.800 0.800	0	1	1	1	1	1.175
1 0 0 1 0 1.100 1 0 0 1 1 1.075 1 0 1 0 0 1.050 1 0 1 0 1 1.050 1 0 1 0 1 1.025 1 0 1 1 0 1.000 1 0 1 1 0 1.000 1 0 1 1 0.975 1 1 1 0 0 0 0.9950 1 1 0 1 0.925 1 1 1 0 1 0.875 1 1 1 0 1 0.875 1 1 1 0 1 0.825 1 1 1 1 0 0.800 1	1	0	0	0	0	1.150
1 0 0 1 1 1.075 1 0 1 0 0 1.050 1 0 1 0 1 1.050 1 0 1 0 1 1.025 1 0 1 1 0 1.000 1 0 1 1 0 1.000 1 0 1 1 0.00 1.000 1 0 1 1 0.975 1 1 1 0 0 0 0.950 1 1 0 1 0.925 1 1 1 0 1 0.925 1 1 1 0 1 0.875 1 1 1 0 1 0.825 1 1 1 1 0 0.800 0.800	1	0	0	0	1	1.125
1 0 1 0 0 1.050 1 0 1 0 1 1.025 1 0 1 1 0 1.025 1 0 1 1 0 1.000 1 0 1 1 0.975 1 1 0 0 0.975 1 1 0 0 0.950 1 1 0 1 0.925 1 1 0 1 0.925 1 1 0 1 0.925 1 1 0 1 0.875 1 1 0 0 0.850 1 1 1 0 0.825 1 1 1 0 0.800	1	0	0	1	0	1.100
1 0 1 0 1 1.025 1 0 1 1 0 1.000 1 0 1 1 0 1.000 1 0 1 1 1 0.975 1 1 0 0 0 0.950 1 1 0 0 1 0.925 1 1 0 1 0 0.900 1 1 0 1 0.875 1 1 0 0 0.850 1 1 1 0 1.0825 1 1 1 0 0.880	1	0	0	1	1	1.075
1 0 1 1 0 1.000 1 0 1 1 1 0.975 1 1 0 0 0 0.975 1 1 0 0 1 0.975 1 1 0 0 1 0.975 1 1 0 0 1 0.950 1 1 0 1 0.925 1 1 1 0 1 0 0.900 1 1 0 1 1 0.875 1 1 1 0 0 0.850 1 1 1 0 1 0.825 1 1 1 0 0.800 0	1	0	1	0	0	1.050
1 0 1 1 1 0.975 1 1 0 0 0 0.950 1 1 0 0 1 0.925 1 1 0 1 0 0.925 1 1 0 1 0 0.900 1 1 0 1 1 0.875 1 1 1 0 0 0.850 1 1 1 0 1 0.825 1 1 1 1 0 0.800	1	0	1	0	1	1.025
1 1 0 0 0 0.950 1 1 0 0 1 0.925 1 1 0 1 0 0.925 1 1 0 1 0 0.900 1 1 0 1 1 0.875 1 1 1 0 0 0.850 1 1 1 0 1 0.825 1 1 1 0 0.800 0.800	1	0	1	1	0	1.000
1 1 0 0 1 0.925 1 1 0 1 0 0.900 1 1 0 1 1 0.875 1 1 1 0 0 0.875 1 1 1 0 1 0.825 1 1 1 0 1 0.825 1 1 1 0 0.800 0.800	1	0	1	1	1	0.975
1 1 0 1 0 0.900 1 1 0 1 1 0.875 1 1 1 0 0 0.850 1 1 1 0 1 0.850 1 1 1 0 1 0.825 1 1 1 0 0.800 0.800	1	1	0	0	0	0.950
1 1 0 1 1 0.875 1 1 1 0 0 0.850 1 1 1 0 1 0.850 1 1 1 0 1 0.825 1 1 1 1 0 0.800	1	1	0	0	1	0.925
1 1 0 0 0.850 1 1 1 0 1 0.825 1 1 1 1 0 0.800	1	1	0	1	0	0.900
1 1 1 0 1 0.825 1 1 1 1 0 0.800	1	1	0	1	1	0.875
1 1 1 1 0 0.800	1	1	1	0	0	0.850
	1	1	1	0	1	0.825
1 1 1 1 1 Shutdown	1	1	1	1	0	0.800
	1	1	1	1	1	Shutdown

Note: (1) 0 : Connected to GND

(2) 1 : Open



Absolute Maximum Ratings (Note 1)

• Supply Voltage, V _{cc}	7V
Input, Output or I/O Voltage	GND-0.3V to V _{CC} +0.3V
Package Thermal Resistance	
SOP-32, 0JA	50°C/W
Junction Temperature	
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	–65°C to 150°C
ESD Susceptibility (Note 2)	
HBM (Human Body Mode)	2kV
MM (Machine Mode)	200V

Recommended Operating Conditions (Note 3)

Supply Voltage, V _{CC}	- 5V ± 10%
Ambient Temperature Range	- 0°C to 70°C
Junction Temperature Range	- 0°C to 125°C

Electrical Characteristics

(V_{CC} = 5V, T_A = 25°C, unless otherwise specified)

Parameter		Symbol	Test Conditions	Min	Тур	Max	Units
V _{CC} Supply Current							
Nominal Supply Cu	ırrent	I _{CC}	PWM 1,2,3,4 Open		12		mA
Power-On Reset		-					
POR Threshold		V _{CCRTH}	V _{CC} Rising	4.0	4.2	4.5	V
Hysteresis		V _{CCHYS}		0.2	0.5		V
Varia Threehold	Trip (Low to High)	V _{DVDTP}	Enable		2.0		V
V _{DVD} Threshold	Hysteresis	V _{DVDHYS}			50		mV
Oscillator							
Free Running Freq	uency	fosc	$R_{RT} = 12k\Omega$	170	200	230	kHz
Frequency Adjusta	ble Range	fosc_adj		50		400	kHz
Ramp Amplitude		ΔV_{OSC}	R _{RT} = 12kΩ		1.9		V
Ramp Valley		V _{RV}			1.0		V
Maximum On-Time of Each Channel				62	66	75	%
RT Pin Voltage		V _{RT}	R _{RT} = 12kΩ	0.55	0.60	0.65	V
Reference and DA	AC		-		-		
DACOUT Voltage Accuracy			$V_{DAC} \ge 1V$	-1		+1	%
		ΔV_{DAC}	V _{DAC} < 1V	-10		+10	mV
DAC (VID0-VID4) Input Low		VILDAC				0.8	V
DAC (VID0-VID4) Input High		VIHDAC		2.0			V

To be continued

Richtek


Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
DAC (VID0-VID4) Bias Current	I _{BIAS_DAC}		30	60	90	μA
VOSS Pin Voltage	V _{VOSS}	R _{VOSS} = 100kΩ	0.95	1.0	1.05	V
Error Amplifier						
DC Gain				85		dB
Gain-Bandwidth Product	GBW			10		MHz
Slew Rate	SR	COMP = 10pF		3		V/μs
Differential Sense Amplifier						
Input Impedance	Z _{IMP}			16		kΩ
Gain-Bandwidth Product	GBW			10		MHz
Slew Rate	SR			3		V/μs
Current Sense GM Amplifier						
ISP 1,2,3,4 Full Scale Source Current	IISPFSS		60			μA
ISP 1,2,3,4 Current for OCP	IISPOCP			80		μA
Protection						
SS Current	I _{SS}	V _{SS} = 1V		13		μA
Over-Voltage Trip (VSEN/DACOUT)	Δοντ			140		%
OVP Voltage	V _{OVP}	I _{OVP} = 4mA			0.2	V
Power Good						
Lower Threshold (VSEN/DACOUT)	V _{PGOOD} -	VSEN Rising		92		%
Output Low Voltage	IPGOODL	I _{PGOOD} = 4mA			0.2	V


Note 1. Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.


Note 2. Devices are ESD sensitive. Handling precaution recommended.


Note 3. The device is not guaranteed to function outside its operating conditions.


Typical Operating Characteristics














Time (100µs/Div)

Application Information

RT9244 is a multi-phase DC/DC controller that precisely regulates CPU core voltage and balances the current of different power channels. The converter consisting of RT9244 and its companion MOSFET driver provides high quality CPU power and all protection functions to meet the requirement of modern VRM.

Voltage Control

RT9244 senses the CPU V_{CORE} by an precise instrumental amplifier to minimize the voltage drop on PCB trace at heavy load. VSEN & SGND are the differential inputs. VDIF is the output node of the differential voltage & the input for PGOOD & OVP sense. The internal high accuracy V_{ID} DAC provides the reference voltage for K8 compliance. Control loop consists of error amplifier, multi-phase pulse width modulator, driver and power components. Like conventional voltage mode PWM controller, the output voltage is locked at the V_{REF} of error amplifier and the error signal is used as the control signal V_C of pulse width modulator. The PWM signals of different channels are generated by comparison of EA output and split-phase sawtooth wave. Power stage transforms V_{IN} to output by PWM signal on-time ratio.

Current Balance

RT9244 senses the current of low side MOSFET in each synchronous rectifier when it is conducting for channel current balance and droop tuning. The differential sensing GM amplifier converts the voltage on the sense component (can be a sense resistor or the $R_{DS(ON)}$ of the low side MOSFET) to current signal into internal balance circuit. The current balance circuit sums and averages the current signals and then produces the balancing signals injected to pulse width modulator. If the current of some power channel is greater than average, the balancing signal reduces the output pulse width to keep the balance.

Load Droop

The sensed power channel current signals regulate the reference of DAC to form a output voltage droop proportional to the load current. The droop or so-called "active voltage positioning" can reduce the output voltage ripple at load transient and the LC filter size.

Fault Detection

The chip detects V_{CORE} for over voltage and power good detection. The "hiccup mode" operation of over-current protection is adopted to reduce the short circuit current. The inrush current at the start up is suppressed by the soft start circuit through clamping the pulse width and output voltage.

Phase Setting and Converter Start Up

RT9244 interfaces with companion MOSFET drivers (like RT9600, RT9602 series) for correct converter initialization. The tri-state PWM output (high, low and high impedance) pins sense the interface voltage at IC POR period (both V_{CC} and DVD trip). The channel is enabled if the pin voltage is 1.2V less than V_{CC} . Please tie the PWM output to V_{CC} and the current sense pins to GND or left floating if the channel is unused. For 3-Channel application, connect PWM4 high.

Current Sensing Setting

RT9244 senses the current of low side MOSFET in each synchronous rectifier when it is conducting for channel current balance and droop tuning. The differential sensing GM amplifier converts the voltage on the sense component (can be a sense resistor or the $R_{DS(ON)}$ of the low side MOSFET) to current signal into internal circuit (see Figure 1).






Figure 1. Current Sense Circuit

The sensing circuit gets $Ix = \frac{IL \times Rs}{RsP}$ by local feedback. $R_{SP} = R_{SN}$ to cancel the voltage drop caused by GM amplifier input bias current. I_X is sampled and held just before low side MOSFET turns off (See Figure 2). Therefore,



PWM Signal & High Side MOSFET Gate Signal



Low Side MOSFET Gate Signal Figure 2. Inductor Current and PWM Signal

DAC Offset Voltage & Droop Tuning

The DAC offset voltage is set by compensation network					
& VOSS pin external resistors by	$\left(\frac{1V}{R \text{ voss}}\right) \times \frac{R \text{ f1}}{4}$.				
The S/H current signals from power	channels are injected				

to ADJ pin to create droop voltage. $V_{ADJ} = R_{ADJ} \times \sum 2IX$ The DAC output voltage decreases by V_{ADJ} to form the V_{CORE} load droop (see Figure 3).





Figure 3. DAC Offset Voltage & Droop Tune Circuit

Protection and SS Function


For OVP, the RT9244 detects the V_{CORE} by V_{DIF} pin voltage of the differential amplifier output. Eliminate the delay due to compensation network (compared to sensing FB voltage) for fast and accurate detection. The trip point of OVP is 140% of normal output level. The PWM outputs are pulled low to turn on the low side MOSFET and turn off the high side MOSFET of the synchronous rectifier at OVP. The OVP latch can only be reset by V_{CC} or DVD restart power on reset sequence. The PGOOD detection trip point of V_{CORE} is 92% lower than the normal level. The PGOOD open drain output pulls low when V_{CORE} is lower than the trip point. For V_{ID} jumping issue, only power fail conditions (VCC & DVD are lower than trip point or OVP) reset the output low.

Soft-start circuit generates a ramp voltage by charging external capacitor with 13μ A current after IC POR acts. The PWM pulse width and V_{CORE} are clamped by the rising ramp to reduce the inrush current and protect the power devices.

Over-current protection trip point is internally set at around 100µA for each channel. OCP is triggered if one channel S/H current signal $I_X > \left(\frac{0.6V}{9K}\right) \times 1.5$. Controller forces PWM output latched at high impedance to turn off both high and low side MOSFETs in the power stage and initial the hiccup mode protection. The SS pin voltage is pulled low with a 13µA current after it is less than 90% V_{CC}. The converter restarts after SS pin voltage < 0.2V. Three times of OCP disable the converter and only release the latch by POR acts (see Figure 4).



3-Phase Converter and Components Function Grouping



Design Procedure Suggestion

Voltage Loop Setting

- a. Output filter pole and zero (Inductor, output capacitor value & ESR).
- b. Error amplifier compensation & sawtooth wave amplitude (compensation network).
- c. Kelvin sense for V_{CORF}

Current Loop Setting

- a. GM amplifier S/H current (current sense component Ron, ISPx & ISNx pin external resistor value, keep ISPx current < 60µA at full load condition for better load line linearity).
- b. Over-current protection trip point (Internal setting, keep ISPx current < 100μA at OCP condition for precision issue).

VRM Load Line Setting

- a. Droop amplitude (ADJ pin resistor).
- b. No load offset (additional resistor in compensation network).
- c. DAC offset voltage setting (VOSS pin & compensation network resistor).

Power Sequence & SS

DVD pin external resistor and SS pin capacitor.

PCB Layout

- a. Kelvin sense for current sense GM amplifier input.
- b. Refer to layout guide for other item.

Design Example

Given:

Apply for three phase converter

V_{IN} = 12V

 $V_{CORE} = 1.5V$

$$LOAD (MAX) = 60A$$

V_{DROOP} = 120mV at full load

OCP trip point set at 33A for each channel (S/H)

 $R_{DS(ON)}$ = 6m Ω of low side MOSFET at 27°C L = 2µH

 C_{OUT} = 9,000 μ F with 2m Ω ESR.

1. Compensation Setting

a. Modulator Gain, Pole and Zero:

From the following formula:

Modulator Gain = $\frac{V_{IN}}{V_{RAMP}} = \frac{12V}{1.9V \times \frac{3}{2}} = 4.2 (12.46 \text{dB})$


where V_{RAMP} : ramp amplitude of sawtooth wave

LC Filter Pole = $\frac{1}{2\pi \times \sqrt{LC}}$ = 1.2kHz and

ESR Zero =
$$\frac{1}{2\pi \times \text{ESR} \times \text{COUT}}$$
 = 8.8kHz

b. EA Compensation Network:

Select R1 = $2.4k\Omega$, R2 = $24k\Omega$, C1 = 6.6nF, C2 = 33pF and use the type 2 compensation scheme shown in Figure 5.






From the following formulas:

 $F_{Z} = \frac{1}{2\pi x R_{2} x C_{1}}, F_{P} = \frac{1}{2\pi x R_{2} x \left(\frac{C_{1} \times C_{2}}{C_{1} + C_{2}}\right)}$ Middle Band Gain = $\frac{R_{2}}{R_{1}}$

By calculation, the F_Z = 1kHz, F_P = 200kHz and Middle Band Gain is 10 (i.e 20dB).

The asymptotic bode plot of EA compensation and PWM loop gain is shown as Figure 6.



2. Droop & DAC Offset Setting

For each channel the load current is 60A / 3 = 20Aand the ripple current, ΔI_L , is given as:

5us x
$$\frac{1.5V}{2uH}$$
 x $\left(1 - \frac{1.5V}{12V}\right) = 3.28A$

The load current, I_L, at S/H is $20A - \frac{\Delta IL}{2} = 18.36A$. Using the following formula to select the appropriate I_{X (MAX)} for the S/H of GM amplifier:

$$I_{X (MAX)} = \frac{R_{DS(ON)} \times 18.36A}{R_{SP}}$$

The suggested I_X is in the order of 50 to 60 μ A, select R_{SP} = R_{SN} = 2k Ω , then I_{X (MAX)} will be 55 μ A.

 V_{DROOP} = 120mV = 55 μ A × 2 × 3 (phase no.) × R_{ADJ}, therefore R_{ADJ} will be 360 Ω .

The $R_{DS(ON)}$ of MOSFET varies with temperature rise. When the low side MOSFET working at 70°C and 5000ppm/°C temperature coefficient of $R_{DS(ON)}$, the $R_{DS(ON)}$ at 70°C is given as:

 $6m\Omega \times \{1+ (70^{\circ}C - 27^{\circ}C) \times 5000 \text{ppm/}^{\circ}C\} = 7.3m\Omega.$

R_{ADJ} at 70°C is given as:

 $\mathsf{R}_{\mathsf{ADJ}_27^{\circ}\mathsf{C}} \times (\mathsf{R}_{\mathsf{DS}(\mathsf{ON})_27^{\circ}\mathsf{C}} / \mathsf{R}_{\mathsf{DS}(\mathsf{ON})_70^{\circ}\mathsf{C}}) = 296\Omega$

3. Over-Current Protection Setting

OCP trip point is internally set at around 100µA of I_X for each channel. As above-selected $R_{SP} = R_{SN} = 2k\Omega$, the OCP trip point is found using:

 $I_{X (OCP)} = \frac{R_{DS(ON)} \times I_{L (TRIP)}}{R_{SP}} = \frac{6m\Omega \times 33A}{2K\Omega} = 100 \,\mu A$

4. Soft-Start Capacitor Selection

 C_{SS} = 0.1µF is the suitable value for most application.

Layout Guide

Place the high-power switching components first, and separate them from sensitive nodes.

1. Most critical path: the current sense circuit is the most sensitive part of the converter. The current sense resistors tied to ISP1,2,3,4 and ISN1,2,3,4 should be located not more than 0.5 inch from the IC and away from the noise switching nodes. The PCB trace of sense nodes should be parallel and as short as possible. Kelvin connection of the sense component (additional sense resistor or MOSFET R_{DS(ON)}) ensures the accurate stable current sensing.

Keep well Kelvin sense to ensure the stable operation!

- 2. Switching ripple current path:
 - a. Input capacitor to high side MOSFET.
 - b. Low side MOSFET to output capacitor.
 - c. The return path of input and output capacitor.
 - d. Separate the power and signal GND.
 - e. The switching nodes (the connection node of high/low side MOSFET and inductor) is the most noisy points. Keep them away from sensitive small-signal node.
 - f. Reduce parasitic R, L by minimum length, enough copper thickness and avoiding of via.
- 3. MOSFET driver should be closed to MOSFET.
- 4. The compensation, bypass and other function setting components should be near the IC and away from the noisy power path.




Figure 7. Power Stage Ripple Current Path





Figure 8. Layout Consideration

Outline Dimension



	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
А	20.320	20.726	0.800	0.816	
В	7.391	7.595	0.291	0.299	
С	2.362	2.642	0.093	0.104	
D	0.330	0.508	0.013	0.020	
F	1.:	1.27)50	
Н	0.229	0.330	0.009	0.013	
I	0.102	0.305	0.004	0.012	
J	10.008	10.643	0.394	0.419	
М	0.381	1.270	0.015	0.050	

32-Lead SOP Plastic Package

RICHTEK TECHNOLOGY CORP.

Headquarter 5F, No. 20, Taiyuen Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789 Fax: (8863)5526611

RICHTEK TECHNOLOGY CORP.

Taipei Office (Marketing) 8F-1, No. 137, Lane 235, Paochiao Road, Hsintien City Taipei County, Taiwan, R.O.C. Tel: (8862)89191466 Fax: (8862)89191465 Email: marketing@richtek.com